Abstract. In this paper, a real-time hardware-based Field Programmable Gate Array (FPGA) architecture Echo state network (ESN) of recurrent neural network (RNN), which real-timely gets the output weights of Reservoir Computing (RC) in FPGA, was used for pattern recognition and waveform generation. It is designed in strict accordance with the RC theory. The four parts of RC, which is input layer, reservoir layer, output layer, and weight training block, were all built in FPGA. The training of the RC was finished in real-time. We have verified its performance through implemented and verification in Altera FPGA. Experimental results showed that the real-time hardware RC can remember the ratio and recognize different period after it was trained as it was trained.
Introduction
RNN is a class of artificial neural network which is essentially Feed Forward Neural Network (FFNN) with at least one feedback path. Most of the popular training methods for RNN are computationally expensive and often have extremely slow convergence [1] . As a result, The ESN, for the problems mentioned so far, thus can provide a simple computation and a faster convergence because the RNN is considered as a "reservoir" and only the output weights need be trained in the training process of ESN. This reduces the training to a simple linear regression task [2] . Recently, there are lots of research work has been focus on the rigorous computational model of the ESN [3, 4] , but less progress has been made in the areas of hardware implementation [5~7] . The [5] proposed a software framework which simulates a RNN circuit. The [6, 7] proposed a FPGA/Software framework. In short, for the ESN architecture, training and obtaining of output weight always was done in the software with MATLAB [5, 6] or offline computation [7] . The paper, for the first time to our knowledge, proposes and implements neural network learning with real-time hardware-based FPGA architecture ESN of RC structures.
Theory
In this section, we present the mathematical model of ESN. Our model consists of K input units with an activation vector 12 ( ( ), ( ),..., ( )) ,
(1) of N internal units with an activation vector 12 ( ( ), ( ),..., ( )) , 
where u(n+1) is the externally given input, y target (n) is the desired output, and f denotes the component-wise application of the individual unit's transfer function. We will mostly use the sigmoid function f=tanh but sometimes also consider linear networks with f=1. The output is computed according to
where (u(n+1),x(n+1)) denotes the concatenated vector made from input and internal activation vectors. We will use output transfer functions f out =tanh or f out =1; in the latter case we have linear output units.
The output weights W is the identity matrix, α is a regularization factor,
are all x(n) produced by presenting the reservoir with u(n),
are all y target (n) which is the desired output, both collected into respective matrices over the training period n=1,…,T.
Let a problem or a task in our context of machine learning be defined as a problem of learning a functional relation between a given input , where n=1,2,…,T, and T is the number of data points in the training dataset{(u(n),y target (n))}. A temporal task is where u and y target are signals in a discrete time domain n=1,2,…,T and the goal is to learn a function y(n)= y(…,u(n-1),u(n)) such that E(y, y target ) is minimized, where E is an error measure, the normalized root-mean-square error (NRMSE)
where ||.|| stands for the Euclidean distance.
Proposal FPGA Structure Implementable
In this section, we present how to build a real-time ESN in FPGA. As shown in Figure 1 , for the first time to our knowledge, the above formulas that are described were all realized in FPGA. It includes three layers and two blocks. The three layers are input layer, reservoir layer, and output layer. The two blocks are weight training block and system switch block. The input layer is used to distribute and encode the inputs to the reservoir. The reservoir layer increases dimensions and resolves characteristics to these dimensions. The output layer is implemented as a simple sum and encodes function. The weight training block is realized by the supervised methods. The system switch block is designed to judge and stop training, and then continue to normal ESN system function after the machine learning finished.
X (7) X(n-1) Now we present how the proposed ESN is trained. We assume that the output units are sigmoid units; we further assume that there are output-to-dynamical-reservoir (DR) feedback connections. This is the most comprehensive FPGA ESN architecture. Often one will use simpler versions, e.g. linear output units; no output-to-DR feedback connections; or even systems without input (such as the pure sinewave generator). In such cases, the data processing flow presented below has to be adapted in obvious ways in FPGA.
FPGA permits the implementation of digital systems. It provides an array of logic cells that can be configured to perform a given function by a configuration bit-stream. Its smallest programmable logic cell is gate that is the basic digital logic. And it specializes in digital signal process. So it is the best device to implement reservoir of ESN. Our proposed ESN architecture mainly realized two sides in FPGA. The one side is how to setup the reservoir. The other side is how to get real-time output weights when the input signal is a digital signal "0" or"1".
In establishing reservoir, the input weight (W in ), internal network connection weight (W) and output feedback weight (W back ) are randomly fixed constant. The internal status X of reservoir layer is program implemented according the Eq.1 and Eq.2. The signal Y of output layer is program implemented according the Eq.3. In training, the output weights are update with the input signal(X), the internal status (X) and the desired output signal (Y target ). And then, the output signal (Y) is changed with the input signal (U), internal status (X), and the updated (W out ). When the output signal (Y) matches the desired signal (Y target ), the system switch block will stop the training, and set the final output weights value to the ESN system. After that, ESN system will just run input layer, reservoir layer and output layer. As shown in experimental I, when the output signal is a digital signal, which value is just "1" or"0", the match is just 100% or 0%. And as shown in experimental II, when the output signal is a numerical, which value is floating point number, the match is expressed by NRMSE which is also a floating point number.
Experimental and Result
In this section, we present two types of experimental according to output value: a binary signal and a floating number signal. The experiment result will show the proposed ESN can indeed real-time perform computational tasks in FPGA. The verilog language is used for program. The circuit in FPGA is realized by QUARTUS II that can synthesize, place and route.
A Different Duty Cycle Signal Pattern Recognition
For this experiment we used different duty cycle pattern recognition benchmark task similar to that demonstrated by M. S. Kulkarni et al. [5] for memristior-based RC. The different duty cycle pattern is shown in Fig.2 . The ESN input signals are U which is input signal and Ytarget which is the output signal we wish to get. The output signals are Yr which is real output signal, Wo1 and Wo2 which represent the output weights, and B which is the bias. The second line (signal Ytarget) shows the expected response of the first line (signal U) which is a different duty cycle pattern. The signal Ytarget should converge to 0 for the short high level wave and 1 for the long high level wave. As shown of Figure 2 , we train the ESN in FPGA and get the Wo1, Wo2 and B online. Their values are separately 00Eh, 00Ah and FC1h. After we get the output weight, we import different duty cycle pattern signal into the trained ENS. We can get the result as shown in Figure 3 . The output signal (Yr) will change between the input signal (U) duty cycle is more than and less than 50%. 
Conclusions
A real-time hardware-based FPGA architecture ESN of RNN was proposed and implement in FPGA. It is strictly designed according to the RC theory. The input weights and internal weights have been randomly assigned before training. The output weights have been calculated online when the RC is training. The ESN was trained in the FPGA, both for the pattern recognition and the waveform generation. And it can evolve to achieve the desired function. The test result shows the real-time ESN has a good performance.
